From mboxrd@z Thu Jan  1 00:00:00 1970
Return-path: <ptxdist-bounces@pengutronix.de>
Received: from plane.gmane.org ([80.91.229.3])
	by metis.ext.pengutronix.de with esmtp (Exim 4.72)
	(envelope-from <gcepd-ptxdist@m.gmane.org>) id 1Wmfiy-0001xl-Nq
	for ptxdist@pengutronix.de; Tue, 20 May 2014 10:48:46 +0200
Received: from list by plane.gmane.org with local (Exim 4.69)
	(envelope-from <gcepd-ptxdist@m.gmane.org>) id 1WmfU4-0001lA-Ft
	for ptxdist@pengutronix.de; Tue, 20 May 2014 10:33:16 +0200
Received: from 129.242.srvc.fr ([5.10.129.242])
	by main.gmane.org with esmtp (Gmexim 0.1 (Debian))
	id 1AlnuQ-0007hv-00
	for <ptxdist@pengutronix.de>; Tue, 20 May 2014 10:33:16 +0200
Received: from s.carayol by 129.242.srvc.fr with local (Gmexim 0.1 (Debian))
	id 1AlnuQ-0007hv-00
	for <ptxdist@pengutronix.de>; Tue, 20 May 2014 10:33:16 +0200
From: Sophie CARAYOL <s.carayol@lacroix-electronics.com>
Date: Tue, 20 May 2014 08:02:29 +0000 (UTC)
Message-ID: <loom.20140520T100058-409@post.gmane.org>
Mime-Version: 1.0
Subject: [ptxdist] imx6 device tree file changes (pinctrl)
Reply-To: ptxdist@pengutronix.de
List-Id: PTXdist Development Mailing List <ptxdist.pengutronix.de>
List-Unsubscribe: <http://metis.pengutronix.de/cgi-bin/mailman/options/ptxdist>, 
	<mailto:ptxdist-request@pengutronix.de?subject=unsubscribe>
List-Archive: <http://metis.pengutronix.de/pipermail/ptxdist>
List-Post: <mailto:ptxdist@pengutronix.de>
List-Help: <mailto:ptxdist-request@pengutronix.de?subject=help>
List-Subscribe: <http://metis.pengutronix.de/cgi-bin/mailman/listinfo/ptxdist>, 
	<mailto:ptxdist-request@pengutronix.de?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: ptxdist-bounces@pengutronix.de
Errors-To: ptxdist-bounces@pengutronix.de
To: ptxdist@pengutronix.de

Hello,

This question concerns the imx6qdl-tqma6x.dtsi file written by Sascha Hauer,
Pengutronix, but I don't know if he can answer. 

Nevertheless, it could be a more general question : I want to know if the
32-bit words programmed in the following lines concern the
IOMUXC_SW_PAD_CTL_PAD registers that is to say IOMUXC_SW_PAD_CTL_PAD_GPIO5
and IOMUXC_SW_PAD_CTL_PAD_GPIO6 registers (Cf. theIMX6SDL Reference Manuel). 

Because in the Reference Manuel bits 31-17 are reserved and always 0. Why is
there a '4' in these bits ? Or is it another register ?

-----------------------------------------------------------------------

i2c3 {
		pinctrl_i2c3_2: i2c3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
			>;
		};
	};

-----------------------------------------------------------------------

Best regards,
Sophie CARAYOL


-- 
ptxdist mailing list
ptxdist@pengutronix.de